In this paper, the gate matrix layout is formulated as a planning problem where a "plan" (the solution steps) is generated to achieve a "goal" (the gate matrix layout) that consists of subgoals interacting each other.
INTRODUCTION
Gate matrix layout is a systematic CMOS layout methodology developed at Bell Laboratories [I] . In a gate matrix layout, the MOS transisroa and i/o signal "gates" are realized in a vertical polysilicon wire and placed as column "slols" of a "gate mamx." An MOS transistor is formed when a horizontal diffusion layer wire overlap the polysilicon (gate) column. And "nets" (wires) intenonnecting "gates" are horizMltally laid out in a metal layer and routed as row "tnrks" of the gate ma&. Power and ground are also distributed using horizontal metal wires. As an example, the gate matrix layout and the symbolic representation of a CMOS NAND circuit are shown in Fig. I (a) and I@). Its implementation requires two major tasks: placing gates in a linear array of slots and routing nets on horizontal tracks. Since the column (slot) number is fixed. the design objective is to select an appropriate ordering of gates so that the total number of uacks taken by the nets is kept IO a minimum. It has been shown that this is a difficult (NP-complete) problem [21 when the number of gates to be placed becomes large. Hence, heuristics are used to daive practical and efficient gate matrix layout algorithms.
Two major approaches have been presented in the past. The fust approach aims at finding an optimal "gate assignment" so that the total number of tracks demanded is minimized. After the gate ordering is determined, a left-edge algorithm [3] is applied to perform the task of track assignment (net routing) [4-91. me second approach attacked the gate. mamix layout problem by first "assigning nets" to tracks; the gate ordering was subsequently decided [IOJ I].
These existing gate matrix layout algorithms share some common weakmesses. Hence, some improvemenfi are proposed:
1, Although the gate mamx layout style has the potential to "combine the placement and routing into one process" [12, the existing methods often ignorc this fact and regard them as two separate subproblems solved one dtcr another. In the presented GM-Plan, the processes of gate placement and net routing are combined into the Same problem solving loop.
Premature commitments of gate placement or net routing may result
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in a suboptimal solution. In the above methods. the tasks of placing a gateor routing nets to racks are accomplished using a greedy algorithm that is relatively insensitive to global constraints. In GM-Plan. look-ahead planning strategies are incorporated to help avoiding suboptimal solutions.
Problem Statement
A CMOS circuit can be described by a set of inpuUoutput nodes and transistor "gam" (g(i)]. and a s t of nets (n(i)] connecting nodes and gates.
The set of nets connecting to each gate (or node) forms a gate-net set.
Correspondingly, all associated gates of a net form a net-gate set. A 
and a second mapping from the set of nets (n(i)] onto the set of tracks f2:
formally defined as follows:
so that the total number of tracks required is minimized.
GATE MATRIX LAYOUT: A PLANNING APPROACH
In the presented GM-Plan, the gate matrix layout problem is formulated as a planning problem consisting of two interwoven subgoals:
gate placement and net routing. Two Artificial Intelligence planning strategies are used in GM-Plan: h e hierarchical planning and the metaplanning policies.
Hierarchical Planning
Planning on different levels of abstraction, or "hierarchical planning'' [13,141, is a "divide-and-conquer" technique based on the partitioning of a problem into subproblems of different priority classes (abstraction levels). In GM-Plan, a novel "distance measure" and a notion of "nearest-neighbor group" is proposed to facilitate the hierarchical planning.
A new distance: For serially connected transistors, permutation of their order does not affect the c m t n e s s of the specification.
Similar argument can also be applied to parallel connection transistors (There are special cases where this permutation is prohibited e.g., interchanging two transistors may cause charge sharing problem, or the driving capability of the transistors will be affected due to this permutation of orders). Hence, it would be meaningless to measure the "distance" between two gates as the difference between their respective column (slot) numbers in the gate ma&. Since the problem requirement is to.connect all gates within a net-gate set, it seems more appropriate to consider two gates being adjacent if they are linked directly by at least one net. Therefore, we propose a new definition of distance for the categorization of gates into different priority classes: Definition: -een "elghbor: Using the new distance measure, the set of unplaced gates can be classified into different priority classes, each of which contains gates having the same distance from the PLaced Gate Set (PLGS). The levels within this hierarchy determine (roughly) the ordering of gates. All the distance-one gates of the PLGS form a Nearesr-Neighbor Group ( N N C ) , i.e., NNC = {g8 18' e PLGS, and d(g8, PLGS) = l } . The NNG contains eates that are most relevant to the PLGS and hence is the most critical subgoal at the current time.
The contents in the NNG. and the remaining levels in the hierarchy are incrementally updated as more and more gates are placed Whenever a gate is placed, it ''pulls'' its distance-1 neighbors from a lower priority class into the current NNC. This change, in turn, ripples to the rest of levels in the hierarchy by updating their respective contents. To minimize the computation overhead, in the real implementation, only the NNG gates with respect to the placed gates are identified. Hence. the updating of other priority classes can be accomplished incrementally by using XNG.
Meta-Planning Control Policies
Meta-planning is a technique concerned with the control of planning decisions-knowing when and when n a to make commitments in a subplan to achieve a subgoal [IS]. To avoid premature commitments, a control policy ("least-commitment") was used [IS] which will not make a decision (commit certain resources) until compelling evidence appears. However, when applied to the gate mamx layout problem. this policy leads to too many deferred commitments and renders the later decision-making process more difficult if not infeasible. This is reminiscent of the two metaplanning control policies for switchbox routing problems [ 161, which is applicable to the current gate matrix layout problem. The first one, Graceful Retreat (CR), is the policy of selecting a subgoal that is the most critical, i.e., one that has the smallest solution space, and achieving it before other subgoals. The idea is that since all subgoals must be accomplished to achieve the overall goal, the most critical one must be addressed fnst, even at the expense of consuming some resources of potential use by other subgoals.
The second one, Least Impact (U), is the policy of choosing a solution among many feasible ones to the subgoal so as to have the least impact on the remaining subgoals. The rationale is to preserve as much flexibility or as many resources as possible for achieving future subgoals.
These GR and U policies are incorporated in OUT "Gate Matrix layout
Planning model" (GM-Plan), illustrated in Fig. 3 . G R Graceful Retreat LI: Least Impact.
Placement Routing
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In this model. two subproblems, gate placement and net routing, are iteratively solved for each gate and its corresponding nets. At the beginning of each iteration. a gate is selected from a set of unplaced gates and placed under the control of the GR and L l policies. After a gate is placed, constraints are propagated to the environment for net routing. These two meta-planning policies are used again to choose the most critical net that will be routed on the least impact uack, and the environment is updated by constraint propagation. Then, the tasks of gate placement and net routing proceed almatively. Heuristics and constraints are used to guide the search, to prune the search space, and to handle the highly interactive environment of placement and routing in the gate &x layout.
The Algorithm-GM-Plan summarized in Fig. 4 .
Step 0. Prepare NG. GN tables.
Step 1. Unique Placement and Routing: Select a seed gate from the given GN table, and assign it to a slot. Also, route each net of the seed gate on a track.
Step 2, Form the nearest-neighbor group: Select the NNG of the seed gate from the set of unplaced gates (NNG are gates that have at least one direct connection to the gate@) already placed).
Step 3. Repeat the steps (3a) to (3c) until all gates are placed. (3a) Gate PIacementt This step consists of two procedures. 1. w t -e a t e Procedure is to decide which among all the yet-to-beplaced gates should be selected and placed next. The GR policy is used to select a gate that is the "most critical" subgoal to be achieved at the current stage. a) Select the gate g so that the intersection of N(g) and N(PLGS) has
The steps taken by GM-Plan are outlined below; the algorithm is the maximum number of nets.
3) If there is more than one such gate, select the gate that is of distance one to the seed gate.
c ) If there is more than one such gate or no such gate, select the gate that has more nets per gate (This is also the rule used for selecting the seed gate at the beginning). d) If there is more than one such gate, arbitrarily select one.
2.
: Once a gate is selected it will be placed into a slot In GM-Plan, the U policy governs the slot assignment process with constraint pruning and heuristic search. Constraints are used to prune the search space by eliminating unlikely slots. The heuristic search is accomplished by evaluating a cost functionffor each of the remaining slots. This cost function consists of a linear combination of four factors:
where g l is called the,fued-net connection cost, hl the fixed-net expansion cost, h2 the floating-net expansion cost, and h3 the floating-net connection cost. Here, fured nets are nets that have already been routed on a track, and floating nets are those that have not beem routed. Connecting COSIS are the (new) wire lengths needed to route nets, and expansion COSIS are the possible increase of (old) wire lengths caused by the current slot selection. a) Choose a slot that when the selected gate is placed, no additional tracks will be needed immediately. (3b) Net Routing: The fixed nets are routed using constraints first. The "select-net" and the "assign-track procedures are applied subsequently to route part of the floating nets.
: The GR policy is applied to select the mosi. critical floating net to be routed, The criticality is measured in terms of the difficulty to route a particular net.
1.
a) Select the net that has the largest number of gates per net. b) If more than one net satisfies (a). select the net that has the largest number of gates in the intersection between its net-gate set and the placed gate-set c) If there is more than one such net, arbiaarily select one. (3c) Reroute:: The U policy used in the "assign-track is the practice of a greedy principle: to accomplish as much as possible the task at hand. But greedy heuristics may lead to local minima and suboptimal solutions. On the other hand, effective greedy heuristics can significantly reduce the cost of combinatorial searches. In the implementation, trade-off between too much greediness (to route all the floating nets) and total inefficiency (no floating nets are routed) has to be made. We compromise this trade-off by using a "reroute" procedure (which is equal to "select-net procedures (1) and (2)" plus '"assign-track) after all the distance-one gates of the tint seed gate are placed
Step 4. Wrap-up routing. Perform "select-net procedure (1)" and "assigntrack after all the gates are placed 1869 0 Prepare- Table (NG, GN Step 4 */ 25 Wrap-up-route (all-nets).
Fip. 4. The GM Plan Algorithm COMPLEXITY ANALYSIS AND PERFORMANCE EVALUATION
An optimal gate matrix layout, in general, can be obtained only in factorial time, and hence, is an NP-complete problem [2] . Thus, all existing gate matrix algorithms, including GM-Plan, are based on heuristics. Two criteria are used in this paper to compare GM-Plan with others. First, a theoretical complexity analysis is conducted. Next, the performance of GM-Plan is compared with known best results.
Complexity Analysis
Assume that n -# of gates. m = # of nets, a = max # of gates per net p = max # of nets per gate. and m = # of tracks used for the gate matrix layout, clearly m 2 m 2 p. Then, refer to the GM-Plan algorithm (see Fig.   4 ). we have:
Step 1: The procedure "select-seed (line 2).which selects a seed-gate from the GN table, needs O(n) time. The "unique-place" and "unique-route" (lines 3-4) both need constant time.
Step 2: TheNNG (line 8) can be formed in O(u*p) time.
Step 3a: The "select-gate'' (line 13) requires O(n*m) time units. This is because the intersection of N(g) and N(PLGS) is of O(m) time, and there are at most n gates to be evaluated. The "assign-slot" (line 14) needs O(n*m) time, for each gate may connect to O(m) nets, and there are at most O(n) slots to assign.
Step 3b: The "select-net'' (line 17) needs at most O(p) time. Also, the "assign-track (line 18) searches m tracks and hence needs O(m) time to route a current net. But it has a hidden cost of O(n*m) in order to check the routability of each track.
Step 3c and 4: The "reroute" (line 25) needs O(n*tn) time, and the same for the "wrap-up-route" in line 20.
From the above analyses, the maximum time required is O(n*m) and the iteration count is O(n). Thus, the overall time complexity of GM-Plan is O(n2*m).
As for the space complexity, we use two double-linked lists (taking O(n) memory space) to store the placed gates and available slots respectively, and a siigle-linked tist (raking O(m) space) to store the muting track information. In total. the memory space taken is O(n*m).
Performance Evaluatioo
The GM-Plan has been implemented in C language on a VAX 111750 running UNIX (version 4.3 BSD). The ccde length is around 3.000 tines. It accepts an NG rable as input and generates a character-based symbolic gate matrix layout.
Sixteen benchmark circuits were tested and the results are listed in Table   I . The first four examples are from Heinbuchs book 1171: "~4000" is a 4x1 mux. "v4050 a 2x4 decoder, "~4090" a 3x8 decoder, and "v4470 a 4-bit comparator. There are another four examples from Wing and Huang [20] : 'qW2" is ITTI, "w3" is a 4-bit ALU. "w4" is I m . and "wan" a full-adder. The remaining examples are collected from published literature and their sources are given in Table 1 . Of the last 12 examples in Table 1 , optimal solutions are reached in 7 of them. The GM-Plan solution of "w3" is 21-track, better than the known 23-1rack solution obtained from Wing 1201. The solutions of the other six examples ("VI," "vwl," "vw2." "wl," "wan," and "wsn") are q u a l to the known ones. Only three examples ("w4," "wli," and "vcl") generated highertrack outputs.
CONCLUSION
In this paper. we have presented an O(n2*m) polynomial time GiM-Phn algorithm for the gate mamx layout. This method is based on an AI planning paradigm. Using the hierarchical planning technique, and two meta-planning policies, this new method is more sensitive to the interactions among subgoals-those of placing gates and routing .nets. Results from running benchmark examples have been very encouraging. Funher research is underway aiming at following directions:
1. The implementation of an efficient backtracking facility to further reduce the chances of making premature commitment during the problem solving process. 2. The use of iterative learning techniques to further improve the quality of the output 1231.
